Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 12:44:23 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
c10e96c9ec8c4e56935ba796af0fa3d1f22b2a71
yosys/techlibs/intel/common
T
History
dh73 4718e65763 Tested and working altsyncarm without init files
2017-10-01 19:59:45 -05:00
..
altpll_bb.v
Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now
2017-10-01 11:04:17 -05:00
brams_map.v
Tested and working altsyncarm without init files
2017-10-01 19:59:45 -05:00
brams.txt
Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now
2017-10-01 11:04:17 -05:00
m9k_bb.v
Tested and working altsyncarm without init files
2017-10-01 19:59:45 -05:00
Powered by Gitea Version: 1.27.2 Page: 156ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API