luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/techlibs/intel
History
Marcelina Kościelnicka 88e7f90663 Update dff2dffe, dff2dffs, zinit to new FF types. 2020-06-23 18:24:53 +02:00
..
arria10gx Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
common
…
cyclone10lp Update dff2dffe, dff2dffs, zinit to new FF types. 2020-06-23 18:24:53 +02:00
cycloneiv Update dff2dffe, dff2dffs, zinit to new FF types. 2020-06-23 18:24:53 +02:00
cycloneive Update dff2dffe, dff2dffs, zinit to new FF types. 2020-06-23 18:24:53 +02:00
cyclonev Update dff2dffe, dff2dffs, zinit to new FF types. 2020-06-23 18:24:53 +02:00
max10 Update dff2dffe, dff2dffs, zinit to new FF types. 2020-06-23 18:24:53 +02:00
Makefile.inc synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
synth_intel.cc Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00