Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-01 02:27:34 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
bfcd46dbd30f75aabfbfd8439819c4f7fe17adc8
yosys/techlibs/ecp5
T
History
David Shah 777864d02e ecp5: Demote conflicting FF init values to a warning
Signed-off-by: David Shah <[email protected]>
2019-03-04 11:26:20 +00:00
..
.gitignore
ecp5: First BRAM type maps successfully
2018-10-10 16:35:19 +01:00
arith_map.v
ecp5: Increase threshold for ALU mapping
2019-01-21 12:33:47 +00:00
bram.txt
ecp5: First BRAM type maps successfully
2018-10-10 16:35:19 +01:00
brams_connect.py
ecp5: Script for BRAM IO connections
2018-10-10 16:11:00 +01:00
brams_init.py
ecp5: First BRAM type maps successfully
2018-10-10 16:35:19 +01:00
brams_map.v
ecp5: Disable LSR inversion
2018-10-16 12:48:39 +01:00
cells_bb.v
ecp5: Add DDRDLLA
2019-02-19 19:34:37 +00:00
cells_map.v
ecp5: Compatibility with Migen AsyncResetSynchronizer
2019-02-25 13:24:30 +00:00
cells_sim.v
Fix ECP5 cells_sim for iverilog
2019-03-01 19:25:23 +01:00
dram.txt
…
drams_map.v
…
ecp5_ffinit.cc
ecp5: Demote conflicting FF init values to a warning
2019-03-04 11:26:20 +00:00
latches_map.v
ecp5: Add latch inference
2018-10-19 15:16:40 +01:00
Makefile.inc
ecp5: Support for flipflop initialisation
2019-01-22 16:02:56 +00:00
synth_ecp5.cc
Merge pull request #794 from daveshah1/ecp5improve
2019-02-28 14:46:56 -08:00
Powered by Gitea Version: 1.27.2 Page: 4604ms Template: 465ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API