yosys/backends/verilog at bfc7164af7bf64cb2fe5d00e87bbfead841a4dc2 - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-08 02:52:53 +02:00

Files

T

History

Clifford Wolf 023086bd46 Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs

Signed-off-by: Clifford Wolf <[email protected]>

2019-08-06 04:47:55 +02:00

..

Makefile.inc

initial import

2013-01-05 11:13:26 +01:00

verilog_backend.cc

Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs

2019-08-06 04:47:55 +02:00