Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-07 18:43:22 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
bfa353f154b3a72fca667b7da1a3e2ec15099a30
yosys/frontends
T
History
Zachary Snow 006c18fc11 sv: fix support wire and var data type modifiers
2021-01-20 09:16:21 -07:00
..
aiger
Remove YS_ATTRIBUTE(unused) where present just for log_assert()/log_debug().
2020-06-19 15:48:58 +00:00
ast
Fix input/output attributes when resolving typedef of wire
2021-01-18 17:31:22 +01:00
blif
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
json
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
liberty
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
rpc
Fix argument handling in connect_rpc
2020-10-19 13:40:57 +02:00
rtlil
rtlil: remove dotted identifiers.
2020-11-25 16:47:20 +00:00
verific
Bump required Verific version
2020-12-02 15:18:04 +01:00
verilog
sv: fix support wire and var data type modifiers
2021-01-20 09:16:21 -07:00
Powered by Gitea Version: 1.27.2 Page: 53ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API