Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 01:53:53 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
bf84861fc2abeb877b770b33206ff2ee61d11552
yosys/tests/proc
T
History
Charlotte bf84861fc2 proc_clean: only consider fully-defined case operands.
2023-08-12 02:46:31 +02:00
..
.gitignore
proc_clean: fix order of switch insertion.
2019-08-19 16:44:23 +00:00
bug2619.ys
proc_dff: Fix emitted FF when a register is not assigned in async reset
2021-03-08 17:01:43 +01:00
bug2656.ys
proc_arst: Add special-casing of clock signal in conditionals.
2021-03-15 17:17:29 +01:00
bug2962.ys
proc_prune: Make assign removal and promotion per-bit, remember promoted bits.
2021-08-14 15:26:11 +02:00
bug_1268.v
proc_clean: fix order of switch insertion.
2019-08-19 16:44:23 +00:00
bug_1268.ys
proc_clean: fix order of switch insertion.
2019-08-19 16:44:23 +00:00
clean_undef_case.ys
proc_clean: only consider fully-defined case operands.
2023-08-12 02:46:31 +02:00
proc_rom.ys
proc_rom: Add special handling of const-0 address bits.
2022-05-18 17:32:30 +02:00
rmdead.v
proc_rmdead: use explicit pattern set when there are no wildcards
2021-07-29 20:55:59 -04:00
rmdead.ys
proc_rmdead: use explicit pattern set when there are no wildcards
2021-07-29 20:55:59 -04:00
run-test.sh
proc_clean: fix order of switch insertion.
2019-08-19 16:44:23 +00:00
Powered by Gitea Version: 1.27.2 Page: 220ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API