yosys/tests/csa_tree/add_repeated.v

7 lines
94 B
Verilog

module add_repeated(
input [7:0] a,
output [7:0] y
);
assign y = a + a + a + a;
endmodule