yosys/tests/csa_tree/add_chain_5.v

8 lines
112 B
Verilog

module add_chain_5(
input [11:0] a, b, c, d, e,
output [11:0] y
);
assign y = a + b + c + d + e;
endmodule