Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-30 01:48:17 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
b454735bea6727f346fdbbc28f261b40d91c61ba
yosys/techlibs/gowin
T
History
Eddie Hung c9e3b26412 Disable synth_gowin -abc9 as it offers no advantages yet
2019-12-30 13:28:29 -08:00
..
.gitignore
gowin: Add missing .gitignore entries
2019-11-22 14:40:36 +01:00
arith_map.v
use ADDSUB ALU mode to remove inverters
2019-10-21 12:00:27 +02:00
bram.txt
add 32-bit BRAM and byte-enables
2019-10-28 10:33:27 +01:00
brams_init3.vh
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
2019-04-12 23:40:02 -05:00
brams_init.py
support bram initialisation
2019-09-05 17:25:51 +02:00
brams_map.v
add 32-bit BRAM and byte-enables
2019-10-28 10:33:27 +01:00
cells_map.v
attempt to fix formatting
2019-11-25 14:50:34 +01:00
cells_sim.v
add IOBUF
2019-10-28 15:33:05 +01:00
determine_init.cc
Fix formatting for msys2 mingw build using GetSize
2019-08-01 17:27:34 +02:00
dram.txt
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
2019-04-12 23:40:02 -05:00
drams_map.v
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
2019-04-12 23:40:02 -05:00
Makefile.inc
support bram initialisation
2019-09-05 17:25:51 +02:00
synth_gowin.cc
Disable synth_gowin -abc9 as it offers no advantages yet
2019-12-30 13:28:29 -08:00
Powered by Gitea Version: 1.27.2 Page: 971ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API