This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-07 12:21:16 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
b454735bea6727f346fdbbc28f261b40d91c61ba
yosys
/
frontends
/
verilog
T
History
Rodrigo Alejandro Melo
e9dc2759c4
Fixed some missing "verilog_" in documentation
2019-12-13 10:17:05 -03:00
..
.gitignore
Add "make coverage"
2018-08-27 14:22:21 +02:00
const2ast.cc
Fix handling of z_digit "?" and fix optimization of cmp with "z"
2019-09-13 13:39:39 +02:00
Makefile.inc
Read bigger Verilog files.
2019-05-18 14:20:30 +03:00
preproc.cc
Fixed some missing "verilog_" in documentation
2019-12-13 10:17:05 -03:00
verilog_frontend.cc
Add "verilog_defines -list" and "verilog_defines -reset"
2019-10-21 13:35:56 +02:00
verilog_frontend.h
Add specify parser
2019-04-23 21:36:59 +02:00
verilog_lexer.l
Fixed some missing "verilog_" in documentation
2019-12-13 10:17:05 -03:00
verilog_parser.y
kernel: require \B_SIGNED=0 on $shl, $sshl, $shr, $sshr.
2019-12-04 11:59:36 +00:00
