Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-01 10:39:10 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
b1569de5377ee72de12abf2f234ea46ce91adfbb
yosys/tests/arch
T
History
chunlin min 3db69b7a10 inline all tests. Add switch to remove init values as PolarFire DFFs do not support init
2024-07-08 17:03:03 -04:00
..
anlogic
Update tests
2023-06-09 14:41:45 +02:00
common
Adding double_sync_ram_tdp to blockram.v
2023-12-04 15:52:03 +01:00
ecp5
ice40, ecp5, gowin: enable ABC9 by default
2023-11-13 15:28:13 +00:00
efinix
efinix: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
fabulous
fabulous: Add support for mapping carry chains
2023-02-27 09:50:34 +01:00
gatemate
Update tests
2023-06-09 14:41:45 +02:00
gowin
ice40, ecp5, gowin: enable ABC9 by default
2023-11-13 15:28:13 +00:00
ice40
ice40, ecp5, gowin: enable ABC9 by default
2023-11-13 15:28:13 +00:00
intel_alm
intel_alm: drop quartus support
2024-05-03 11:32:33 +01:00
machxo2
put back previous test state, due to default change
2023-08-29 10:21:58 +02:00
microchip
inline all tests. Add switch to remove init values as PolarFire DFFs do not support init
2024-07-08 17:03:03 -04:00
nexus
Update tests
2023-06-09 14:41:45 +02:00
quicklogic
Add workflows and CODEOWNERS and fixed gitignore
2024-04-11 14:56:00 +02:00
xilinx
tests: Run async2sync before sat and/or sim to handle $check cells
2024-02-01 16:14:11 +01:00
run-test.sh
Enable SV for localparam use by Efinix cell_sim
2024-04-08 12:45:43 +02:00
Powered by Gitea Version: 1.27.2 Page: 1725ms Template: 543ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API