This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-01 02:27:34 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
b1569de5377ee72de12abf2f234ea46ce91adfbb
yosys
/
frontends
T
History
Miodrag Milanović
3e14e67374
Merge pull request
#4500
from YosysHQ/micko/vhdl_mixcase
...
VHDL is case insensitive, make sure netlist name is proper
2024-07-29 16:44:13 +02:00
..
aiger
…
ast
ast: don't suggest use in external projects
2024-07-18 16:37:14 +02:00
blif
…
json
…
liberty
liberty: Support for IO liberty files for verification
2024-06-19 21:12:42 +02:00
rpc
…
rtlil
…
verific
Merge pull request
#4500
from YosysHQ/micko/vhdl_mixcase
2024-07-29 16:44:13 +02:00
verilog
…