yosys/techlibs/intel at b13e6bd375dc19fc2d6a3e67cdc6c045da732200 - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-30 09:58:22 +02:00

Files

T

History

Clifford Wolf 9ac560f5d3 Add "dffinit -highlow" and fix synth_intel

Signed-off-by: Clifford Wolf <[email protected]>

2018-01-09 18:42:19 +01:00

..

Clean whitespace and permissions in techlibs/intel

2017-10-05 16:23:49 +02:00

Clean whitespace and permissions in techlibs/intel

2017-10-05 16:23:49 +02:00

Initial Cyclone 10 support

2017-11-08 22:45:21 -06:00

Clean whitespace and permissions in techlibs/intel

2017-10-05 16:23:49 +02:00

Clean whitespace and permissions in techlibs/intel

2017-10-05 16:23:49 +02:00

Clean whitespace and permissions in techlibs/intel

2017-10-05 16:23:49 +02:00

Clean whitespace and permissions in techlibs/intel

2017-10-05 16:23:49 +02:00

Makefile.inc

Initial Cyclone 10 support

2017-11-08 22:45:21 -06:00

synth_intel.cc

Add "dffinit -highlow" and fix synth_intel

2018-01-09 18:42:19 +01:00