Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-07 02:23:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
ac808c5e2aa0fbcfb5b56160131fcc61ba13da05
yosys/tests/arch
T
History
Eddie Hung ccc0a740d2 Add some abc9 dff tests
2019-12-31 16:16:05 -08:00
..
anlogic
Rename memory tests to lutram, add more xilinx tests
2019-12-12 17:44:37 -08:00
common
Merge pull request #1574 from YosysHQ/eddie/xilinx_lutram
2019-12-16 21:48:21 -08:00
ecp5
Merge pull request #1599 from YosysHQ/eddie/retry_1588
2019-12-30 10:01:02 -08:00
efinix
Rename memory tests to lutram, add more xilinx tests
2019-12-12 17:44:37 -08:00
gowin
Rename memory tests to lutram, add more xilinx tests
2019-12-12 17:44:37 -08:00
ice40
Add #1598 testcase
2019-12-27 16:44:57 -08:00
xilinx
Add some abc9 dff tests
2019-12-31 16:16:05 -08:00
run-test.sh
Add simcells.v, simlib.v, and some output
2019-06-27 11:13:49 -07:00
Powered by Gitea Version: 1.27.2 Page: 63ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API