Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 04:41:06 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
aa652f9634baf4171c81f165987a6ffaae0fb814
yosys/techlibs
T
History
Miodrag Milanovic 6dc62bd013 Fix out of tree build
2023-12-06 09:56:35 +01:00
..
achronix
techlibs: fix typo in help message
2023-11-13 16:29:52 +13:00
anlogic
anlogic: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
common
techlibs: Add cmp2softlogic.v to common
2023-11-13 10:42:12 +01:00
coolrunner2
…
easic
…
ecp5
ice40, ecp5, gowin: enable ABC9 by default
2023-11-13 15:28:13 +00:00
efinix
efinix: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
fabulous
fabulous: Add support for LUT6s
2023-04-12 18:42:09 +02:00
gatemate
gatemate: Prevent implicit declaration of ram_{we,en}
2023-06-05 19:08:44 +02:00
gowin
gowin: fix typo
2023-11-14 22:37:29 +00:00
greenpak4
…
ice40
ice40: fix -noabc9
2023-11-17 12:49:17 +00:00
intel
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
intel_alm
intel_alm: re-enable 8x40-bit M10K support
2023-05-29 06:42:03 +01:00
lattice
synth_lattice: Enable booth by default on XO3
2023-11-22 15:47:11 +01:00
nexus
nexus: Fix format strings to remove space padding
2023-12-03 10:36:34 +01:00
quicklogic
Fix out of tree build
2023-12-06 09:56:35 +01:00
sf2
Test fixes for latest iverilog
2022-09-21 15:46:43 +02:00
xilinx
Update Xilinx cell definitions, fixes #3699
2023-03-23 09:44:36 +01:00
.gitignore
…
Powered by Gitea Version: 1.27.2 Page: 2182ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API