yosys/techlibs/intel/cycloneive at aa4d94f7d8cd4c9e41552af5eacc9bb131bb2b2f - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-29 01:24:25 +02:00

Files

T

History

Marcelina Kościelnicka 3209c0762a intel: Use dfflegalize.

2020-07-13 19:21:05 +02:00

..

arith_map.v

Add force_downto and force_upto wire attributes.

2020-05-19 01:42:40 +02:00

cells_map.v

intel: Use dfflegalize.

2020-07-13 19:21:05 +02:00

cells_sim.v

Clean whitespace and permissions in techlibs/intel

2017-10-05 16:23:49 +02:00