Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 11:29:42 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
aa4d94f7d8cd4c9e41552af5eacc9bb131bb2b2f
yosys/techlibs/ecp5
T
History
Marcelina Kościelnicka 9a4f420b4b Replace opt_rmdff with opt_dff.
2020-08-07 13:21:03 +02:00
..
tests
…
.gitignore
ecp5: Add support for mapping 36-bit wide PDP BRAMs
2019-10-01 13:46:36 +01:00
arith_map.v
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
brams_connect.py
ecp5: Add support for mapping 36-bit wide PDP BRAMs
2019-10-01 13:46:36 +01:00
brams_init.py
…
brams_map.v
remove unused parameters
2020-03-06 16:45:36 +01:00
brams.txt
ecp5: add support for both 1364.1 and LSE RAM/ROM attributes.
2020-02-06 16:52:51 +00:00
cells_bb.v
ecp5: Add missing SERDES parameters
2020-05-12 21:12:26 +01:00
cells_ff.vh
Fix bitwidth mismatch; suppresses iverilog warning
2019-12-11 13:02:07 -08:00
cells_io.vh
…
cells_map.v
ecp5: Use dfflegalize.
2020-07-05 18:49:41 +02:00
cells_sim.v
ecp5: TRELLIS_FF bypass path only in async mode
2020-05-14 10:33:56 -07:00
dsp_map.v
ecp5: Force SIGNED ports to be 1 bit
2020-04-16 16:38:19 +01:00
ecp5_gsr.cc
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
latches_map.v
…
lutrams_map.v
…
lutrams.txt
ecp5: add support for both 1364.1 and LSE RAM/ROM attributes.
2020-02-06 16:52:51 +00:00
Makefile.inc
ecp5: Use dfflegalize.
2020-07-05 18:49:41 +02:00
synth_ecp5.cc
Replace opt_rmdff with opt_dff.
2020-08-07 13:21:03 +02:00
Powered by Gitea Version: 1.27.2 Page: 5575ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API