Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
aa3cb20e1ecb268ea2a663916518c311ceb60808
yosys/backends
T
History
Ahmed Irfan aa3cb20e1e slice bug corrected
2014-01-20 18:35:52 +01:00
..
autotest
Fixed gentb_constant handling in autotest backend
2013-12-04 09:09:42 +01:00
blif
Added "top" attribute to mark top module in hierarchy
2013-11-24 05:03:43 +01:00
btor
slice bug corrected
2014-01-20 18:35:52 +01:00
edif
Replaced RTLIL::Const::str with generic decoder method
2013-12-04 14:14:05 +01:00
ilang
Updated manual/command-reference-manual.tex
2013-12-28 12:14:47 +01:00
intersynth
Renamed "placeholder" to "blackbox"
2013-11-22 15:01:12 +01:00
spice
Added "top" attribute to mark top module in hierarchy
2013-11-24 05:03:43 +01:00
verilog
Added support for non-const === and !== (for miter circuits)
2013-12-27 14:20:15 +01:00
Powered by Gitea Version: 1.27.2 Page: 65ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API