luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 01:23:24 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
a9efd2e81cd502665ee034f64c85b11e34dfd9bb
yosys/backends/aiger
T
History
Eddie Hung 8474c5b366 Merge pull request #1359 from YosysHQ/xc7dsp 
DSP inference for Xilinx (improved for ice40, initial support for ecp5)
2019-09-29 11:26:22 -07:00
..
aiger.cc
Add aiger and protobuf backends binary support
2019-09-28 09:51:48 +02:00
Makefile.inc
Add write_xaiger
2019-02-11 15:18:42 -08:00
xaiger.cc
Merge pull request #1359 from YosysHQ/xc7dsp
2019-09-29 11:26:22 -07:00