yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 11:18:31 +02:00

Files

T

Jannis Harder fb1c2be76b verilog: Support void functions

The difference between void functions and tasks is that always_comb's
implicit sensitivity list behaves as if functions were inlined, but
ignores signals read only in tasks. This only matters for event based
simulation, and for synthesis we can treat a void function like a task.

2023-03-20 12:52:46 +01:00

aiger

Fixing old e-mail addresses and deadnames

2021-06-08 00:39:36 +02:00

ast

Index struct/union members within corresponding wire chunks

2023-03-05 14:54:17 +01:00

blif

fix whitespace

2022-10-10 16:31:29 +02:00

json

fix handling of escaped chars in json backend and frontend