Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-30 09:58:22 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
a82e8df7d37c02258d36223bb16833331dc8808e
yosys/tests/techmap
T
History
Marcin Kościelnicki a82e8df7d3 techmap: Add support for extracting init values of ports
2019-09-07 16:30:43 +02:00
..
.gitignore
tests/techmap/run-test.sh to cope with *.ys
2019-08-23 11:09:50 -07:00
clkbufmap.ys
improve clkbuf_inhibit propagation upwards through hierarchy
2019-08-27 17:26:47 +02:00
mem_simple_4x1_cells.v
Added tests/techmap/mem_simple_4x1
2014-02-21 12:06:40 +01:00
mem_simple_4x1_map.v
Added read-enable to memory model
2015-09-25 12:23:11 +02:00
mem_simple_4x1_runtest.sh
Fixed yosys path in tests/techmap/mem_simple_4x1_runtest.sh
2014-03-11 11:59:58 +01:00
mem_simple_4x1_tb.v
Added tests/techmap/mem_simple_4x1
2014-02-21 12:06:40 +01:00
mem_simple_4x1_uut.v
Added tests/techmap/mem_simple_4x1
2014-02-21 12:06:40 +01:00
recursive_map.v
Add test
2019-08-20 20:05:16 -07:00
recursive_runtest.sh
Add test
2019-08-20 20:05:16 -07:00
recursive.v
Add test
2019-08-20 20:05:16 -07:00
run-test.sh
tests/techmap/run-test.sh to cope with *.ys
2019-08-23 11:09:50 -07:00
wireinit.ys
techmap: Add support for extracting init values of ports
2019-09-07 16:30:43 +02:00
Powered by Gitea Version: 1.27.2 Page: 1542ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API