yosys/techlibs at a82a7eb42e4d7059ff6efa89b1013134015e118a - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-01 18:47:29 +02:00

Files

T

History

Clifford Wolf a82a7eb42e Merge pull request #836 from elmsfu/ice40_2bit_ram_rw_mode

ice40: use 2 bits for READ/WRITE MODE for SB_RAM map

2019-02-28 20:27:27 -08:00

..

Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

Merge pull request #772 from whitequark/synth_lut

2019-01-02 15:44:57 +01:00

Unify usage of noflatten among architectures

2019-01-04 11:37:25 +01:00

Fix typographical and grammatical errors and inconsistencies.

2019-01-02 13:12:17 +00:00

Merge pull request #794 from daveshah1/ecp5improve

2019-02-28 14:46:56 -08:00

Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

techlibs/greenpak4/cells_map.v: Harmonize whitespace within lut module

2019-02-26 09:40:46 -08:00

ice40: use 2 bits for READ/WRITE MODE for SB_RAM map

2019-02-28 16:23:40 -08:00

Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

Add SF2 IO buffer insertion

2019-01-17 14:38:37 +01:00

Fix typographical and grammatical errors and inconsistencies.

2019-01-02 13:12:17 +00:00

.gitignore

added .gitignore files

2013-01-05 11:19:11 +01:00