Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 03:13:21 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
a6fec9fe6052d2ec74fec4417be2fec45dea0df0
yosys/passes
T
History
Eddie Hung a6fec9fe60 abc9_ops: use TimingInfo for -prep_{lut,box} too
2020-02-27 10:17:29 -08:00
..
cmds
Merge pull request #1705 from YosysHQ/logger_pass
2020-02-26 13:32:49 +01:00
equiv
xilinx: Add xilinx_dffopt pass (#1557)
2019-12-18 13:43:43 +01:00
fsm
fsm_detect: Add a cache to avoid excessive CPU usage for big mux networks.
2020-01-14 22:49:20 +01:00
hierarchy
sv: Improve handling of wildcard port connections
2020-02-02 16:12:33 +00:00
memory
Cleanup
2019-12-17 00:25:08 -08:00
opt
clean: ignore specify-s inside cells when determining whether to keep
2020-02-19 10:45:10 -08:00
pmgen
Merge pull request #1657 from YosysHQ/dave/xilinx-dsp-multonly
2020-02-02 14:53:32 +00:00
proc
proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usage
2019-11-21 20:46:41 +00:00
sat
Merge pull request #1638 from YosysHQ/eddie/fix1631
2020-02-05 19:31:18 +01:00
techmap
abc9_ops: use TimingInfo for -prep_{lut,box} too
2020-02-27 10:17:29 -08:00
tests
Document (* gentb_skip *) attr for test_autotb
2019-09-18 12:41:35 -07:00
Powered by Gitea Version: 1.27.2 Page: 1260ms Template: 14ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API