Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 19:19:48 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
a6aeee4e1a41aa71d08ebac48686001ec050f973
yosys/techlibs/anlogic
T
History
Eddie Hung 0b0148399c synth_*: call 'opt -fast' after 'techmap'
2020-02-05 18:39:01 -08:00
..
anlogic_eqn.cc
Fix formatting for msys2 mingw build using GetSize
2019-08-01 17:27:34 +02:00
anlogic_fixcarry.cc
Proper arith for Anlogic and use standard pass
2019-08-12 20:21:36 +02:00
arith_map.v
Fix missing newline at end of file
2019-08-22 18:09:37 +02:00
cells_map.v
Fix anlogic async flop mapping
2020-01-01 08:43:16 -08:00
cells_sim.v
make note that it is for latch mode
2019-09-18 17:48:16 +02:00
eagle_bb.v
…
lutram_init_16x4.vh
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
lutrams_map.v
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
lutrams.txt
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
Makefile.inc
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
synth_anlogic.cc
synth_*: call 'opt -fast' after 'techmap'
2020-02-05 18:39:01 -08:00
Powered by Gitea Version: 1.27.2 Page: 3902ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API