Files
yosys/tests/abc_new/bug5220.ys
T
2026-09-21 16:33:47 +02:00

16 lines
317 B
Plaintext

# https://github.com/YosysHQ/yosys/issues/5220
# 1'z constants into write_xaiger2
read_verilog <<EOT
module top(input a, output [1:0] y, output z);
assign y = 2'bzz;
assign z = a & 1'bz;
endmodule
EOT
hierarchy -top top
techmap
abc_new -liberty openroad/cm_test_cells.lib
select -assert-none t:$_*_
check -assert