Clifford Wolf c01df04e32 Merge pull request #453 from dh73/master ...

Updating Intel FPGA subsystem with Cyclone 10, minor changes in examples/intel directory and Speedster cells

2017-11-18 09:56:36 +01:00

..

achronix

Organizing Speedster file names

2017-11-08 20:23:55 -06:00

common

Add dff2ff.v techmap file

2017-05-31 11:45:58 +02:00

coolrunner2

coolrunner2: Finish fixing special-use p-terms

2017-09-01 07:22:16 -07:00

easic

Add first draft of eASIC back-end

2017-09-29 17:53:43 +02:00

gowin

Indenting fixes in gowin sim cell lib

2016-11-08 18:54:00 +01:00

greenpak4

Added RESET_TO_MAX parameter to $__COUNT_ cell. Cannot yet be extracted.

2017-09-14 10:26:32 -07:00

ice40

Add "synth_ice40 -vpr"

2017-11-16 21:37:02 +01:00

intel

Initial Cyclone 10 support

2017-11-08 22:45:21 -06:00

xilinx

Add techlibs/xilinx/lut2lut.v

2017-07-10 12:09:05 +02:00

.gitignore

added .gitignore files

2013-01-05 11:19:11 +01:00