Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 11:59:46 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
a2154c1be0842541d04e2d9e0ebac9ccb3b472be
yosys/techlibs
T
History
Clifford Wolf ceffa66dbd Merge pull request #730 from smunaut/ffssr_dont_touch
ice40: Honor the "dont_touch" attribute in FFSSR pass
2018-12-16 15:50:42 +01:00
..
achronix
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
anlogic
Leave only real black box cells
2018-12-02 11:57:50 +01:00
common
gate2lut: new techlib, for converting Yosys gates to FPGA LUTs.
2018-12-05 17:13:27 +00:00
coolrunner2
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
easic
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
ecp5
ecp5: Add 'fake' DCU parameters
2018-11-09 18:25:42 +00:00
gowin
Changes in GoWin synth commands and ALU primitive support
2018-12-03 20:08:35 -06:00
greenpak4
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
ice40
Merge pull request #730 from smunaut/ffssr_dont_touch
2018-12-16 15:50:42 +01:00
intel
Changes in GoWin synth commands and ALU primitive support
2018-12-03 20:08:35 -06:00
sf2
Fix sf2 LUT interface
2018-10-31 15:36:53 +01:00
xilinx
Add support for Xilinx PS7 block
2018-11-10 12:45:07 -08:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00
Powered by Gitea Version: 1.27.2 Page: 170ms Template: 7ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API