Clifford Wolf 78e7a6f6f2 Merge pull request #1119 from YosysHQ/eddie/fix1118 ...

Make genvar a signed type

2019-06-21 10:13:13 +02:00

..

aiger

Fix spacing from spaces to tabs

2019-06-07 15:44:57 -07:00

ast

Add "read_verilog -pwires" feature, closes #1106

2019-06-19 14:38:50 +02:00

blif

Add missing "[options]" to read_blif help

2019-02-08 12:41:39 -08:00

ilang

Make the generated *.tab.hh include all the headers needed to define the union.

2019-05-14 21:07:26 -07:00

json

Consistent use of 'override' for virtual methods in derived classes.

2018-07-20 23:51:06 -07:00

liberty

Fix typographical and grammatical errors and inconsistencies.

2019-01-02 13:12:17 +00:00

verific

Only support Symbiotic EDA flavored Verific

2019-06-02 10:14:50 +02:00

verilog

Merge pull request #1119 from YosysHQ/eddie/fix1118

2019-06-21 10:13:13 +02:00