Eddie Hung d6242be802 Merge pull request #1601 from YosysHQ/eddie/synth_retime ...

"abc -dff" to no longer retime by default

2020-01-02 08:46:24 -08:00

..

anlogic_eqn.cc

Fix formatting for msys2 mingw build using GetSize

2019-08-01 17:27:34 +02:00

anlogic_fixcarry.cc

Proper arith for Anlogic and use standard pass

2019-08-12 20:21:36 +02:00

arith_map.v

Fix missing newline at end of file

2019-08-22 18:09:37 +02:00

cells_map.v

Fix anlogic async flop mapping

2020-01-01 08:43:16 -08:00

cells_sim.v

make note that it is for latch mode

2019-09-18 17:48:16 +02:00

dram_init_16x4.vh

anlogic: implement DRAM initialization

2018-12-20 07:56:15 +08:00

drams_map.v

anlogic: implement DRAM initialization

2018-12-20 07:56:15 +08:00

drams.txt

anlogic: implement DRAM initialization

2018-12-20 07:56:15 +08:00

eagle_bb.v

Revert "Leave only real black box cells"

2018-12-17 23:20:40 +08:00

Makefile.inc

Proper arith for Anlogic and use standard pass

2019-08-12 20:21:36 +02:00

synth_anlogic.cc

Update doc that "-retime" calls abc with "-dff -D 1"

2019-12-30 13:28:29 -08:00