Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-29 01:24:25 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
9f241c9a42d9380164a9df8f16cf9dffb10bc8ad
yosys/frontends
T
History
Miodrag Milanovic c228cb74d6 Update verific version
2020-10-30 08:32:59 +01:00
..
aiger
Remove YS_ATTRIBUTE(unused) where present just for log_assert()/log_debug().
2020-06-19 15:48:58 +00:00
ast
Merge pull request #2378 from udif/pr_dollar_high_low
2020-10-01 18:17:36 +02:00
blif
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
json
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
liberty
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
rpc
Fix argument handling in connect_rpc
2020-10-19 13:40:57 +02:00
rtlil
Replace "ILANG" with "RTLIL" everywhere.
2020-08-26 17:29:32 +00:00
verific
Update verific version
2020-10-30 08:32:59 +01:00
verilog
Ignore empty parameters in Verilog module instantiations
2020-10-01 18:27:16 +02:00
Powered by Gitea Version: 1.27.2 Page: 532ms Template: 62ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API