Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-02 02:57:40 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
9f1c445fbf0435779a79e985fa11bb26bc0d626a
yosys/backends
T
History
Martin Povišer 18d1907fa8 cxxrtl: Assert well-formedness of input to udivmod
2023-12-12 10:08:12 +01:00
..
aiger
Merge pull request #3778 from jix/yw_clk2fflogic
2023-06-05 16:15:04 +02:00
blif
Slightly adjust the wording of "write_blif" help
2023-07-10 12:41:43 +02:00
btor
Use clk2fflogic attr on cells to track original FF names in witnesses
2023-05-25 12:48:02 +02:00
cxxrtl
cxxrtl: Assert well-formedness of input to udivmod
2023-12-12 10:08:12 +01:00
edif
Improve EDIF lib_cell_ports scan
2023-06-20 10:42:05 +02:00
firrtl
Mention 'bwmuxmap' in 'write_firrtl' help
2023-07-10 12:45:03 +02:00
intersynth
Intersynth URL
2021-06-09 12:42:52 +02:00
jny
Drop stray 'cellaigs.h' include from backend passes
2023-07-10 12:45:03 +02:00
json
Fixes for some of clang scan-build detected issues
2023-01-17 12:58:08 +01:00
rtlil
backends/rtlil: Do not shorten a value with z bits to 'x
2023-01-29 14:02:25 +01:00
simplec
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
smt2
smtbmc: Add --incremental mode
2023-11-16 13:22:17 +01:00
smv
Add bwmuxmap pass
2022-11-30 18:50:53 +01:00
spice
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
table
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
verilog
write_verilog: avoid emitting empty cases.
2023-10-08 01:11:30 +02:00
Powered by Gitea Version: 1.27.2 Page: 138ms Template: 9ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API