Files
yosys/passes/techmap
whitequark 9f0892159e flatten, techmap: don't canonicalize tpl driven bits via sigmap.
For connection `assign a = b;`, `sigmap(a)` returns `b`. This is
exactly the opposite of the desired canonicalization for driven bits.
Consider the following code:

    module foo(inout a, b);
      assign a = b;
    endmodule
    module bar(output c);
      foo f(c, 1'b0);
    endmodule

Before this commit, the inout ports would be swapped after flattening
(and cause a crash while attempting to drive a constant value).

This issue was introduced in 9f772eb9.

Fixes #2183.
2020-08-26 16:29:42 +00:00
..
2020-06-18 23:34:52 +00:00
2020-08-07 13:21:03 +02:00
2020-07-24 11:22:31 +02:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-07-31 00:59:51 +02:00
2020-06-18 23:34:52 +00:00
2020-07-05 22:21:59 +02:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-23 23:16:43 +02:00
2020-06-18 23:34:52 +00:00
2020-07-24 11:22:31 +02:00