Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 20:12:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
9e94f41b89bca54f8a3ce2e8e54c0467a7e8c43d
yosys/frontends
T
History
Clifford Wolf 28b3fd05fa SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created interim RTLIL::SigSpec::chunks_rw()
2014-07-22 20:58:44 +02:00
..
ast
SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created interim RTLIL::SigSpec::chunks_rw()
2014-07-22 20:58:44 +02:00
ilang
SigSpec refactoring: change RTLIL::SigSpec::size() to be read-only
2014-07-22 20:39:38 +02:00
liberty
SigSpec refactoring: using the accessor functions everywhere
2014-07-22 20:39:37 +02:00
verific
Fixed mapping of Verific WIDE_DFFRS operator
2014-03-20 13:40:01 +01:00
verilog
fixed parsing of constant with comment between size and value
2014-07-02 06:27:04 +02:00
vhdl2verilog
Added passing of various options to vhdl2verilog
2014-07-12 10:02:39 +02:00
Powered by Gitea Version: 1.27.2 Page: 1398ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API