yosys/tests/arch/intel_alm
Dan Ravensloft 1a07b330f8 intel_alm: Add multiply signedness to cells
Quartus assumes unsigned multiplication by default, breaking signed
multiplies, so add an input signedness parameter to the MISTRAL_MUL*
cells to propagate to Quartus' <family>_mac cells.
2020-08-26 22:50:16 +02:00
..
.gitignore
add_sub.ys
adffs.ys
blockram.ys
counter.ys
dffs.ys
fsm.ys
logic.ys
lutram.ys
mul.ys intel_alm: Add multiply signedness to cells 2020-08-26 22:50:16 +02:00
mux.ys
quartus_ice.ys
run-test.sh
shifter.ys
tribuf.ys