luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/techlibs/quicklogic/pp3
History
N. Engelhardt e230a871be synth_quicklogic: rearrange files to prepare for adding more architectures 2023-11-27 08:37:33 +01:00
..
abc9_map.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-11-27 08:37:33 +01:00
abc9_model.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-11-27 08:37:33 +01:00
abc9_unmap.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-11-27 08:37:33 +01:00
cells_map.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-11-27 08:37:33 +01:00
cells_sim.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-11-27 08:37:33 +01:00
ffs_map.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-11-27 08:37:33 +01:00
latches_map.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-11-27 08:37:33 +01:00
lut_map.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-11-27 08:37:33 +01:00