Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 11:18:31 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
992e64342c4fc833d117fa74bb4210e2d2c3e40a
yosys/tests/arch/quicklogic
T
History
Emil J. Tywoniak ae281720cf tests: remove unstable FPGA synthesis result checks
2025-11-12 11:52:04 +01:00
..
pp3
tests: remove unstable FPGA synthesis result checks
2025-11-12 11:52:04 +01:00
qlf_k6n10f
create duplicate IOFFs if multiple output ports are connected to the same register
2025-01-31 11:28:57 +01:00
.gitignore
Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files.
2025-07-22 10:38:38 +00:00
Powered by Gitea Version: 1.27.2 Page: 122ms Template: 1ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API