mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-04 03:23:11 +02:00
Closes #1717. Add more precise Verilog source location information to AST and RTLIL nodes.
Closes #1717. Add more precise Verilog source location information to AST and RTLIL nodes.