Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 20:36:44 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
98781acf842e6184ae8991b6e48fdcdf18f4eaa9
yosys/tests/various
T
History
Clifford Wolf b3a3e08e38 Improve "pmux2shiftx"
Signed-off-by: Clifford Wolf <[email protected]>
2019-04-20 02:03:44 +02:00
..
.gitignore
Added tests/various/.gitignore
2014-07-26 17:43:41 +02:00
constmsk_test.v
Added tests/various/constmsk_test.ys
2014-09-04 15:07:30 +02:00
constmsk_test.ys
Added tests/various/constmsk_test.ys
2014-09-04 15:07:30 +02:00
constmsk_testmap.v
Added tests/various/constmsk_test.ys
2014-09-04 15:07:30 +02:00
hierarchy.sh
Address requested changes - don't require non-$ name.
2019-02-22 16:06:10 -08:00
muxcover.ys
Revert "Recognise default entry in case even if all cases covered (fix for #931)"
2019-04-15 17:52:45 -07:00
pmux2shiftx.v
Improvements in pmux2shiftx
2019-04-20 00:38:25 +02:00
pmux2shiftx.ys
Improve "pmux2shiftx"
2019-04-20 02:03:44 +02:00
reg_wire_error.sv
Modified errors into warnings
2018-06-05 18:03:22 +03:00
reg_wire_error.ys
reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files
2018-06-05 18:00:06 +03:00
run-test.sh
Address requested changes - don't require non-$ name.
2019-02-22 16:06:10 -08:00
submod_extract.ys
…
Powered by Gitea Version: 1.27.2 Page: 2706ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API