luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/frontends
History
Miodrag Milanovic cf316ad85e Create a full copy of read_verilog to read_techlib 2026-06-12 09:49:04 +02:00
..
aiger read_aiger: import standard-cell mappings from ABC 2026-06-05 11:02:58 +01:00
aiger2 read_aiger: import standard-cell mappings from ABC 2026-06-05 11:02:58 +01:00
ast Remove EMSCRIPTEN leftovers 2026-06-05 10:03:27 +02:00
blif Migrate build system to CMake 2026-06-03 08:58:10 +00:00
json Migrate build system to CMake 2026-06-03 08:58:10 +00:00
liberty Migrate build system to CMake 2026-06-03 08:58:10 +00:00
rpc Migrate build system to CMake 2026-06-03 08:58:10 +00:00
rtlil Migrate build system to CMake 2026-06-03 08:58:10 +00:00
verific WASI now support filesystem 2026-06-05 09:18:00 +02:00
verilog Create a full copy of read_verilog to read_techlib 2026-06-12 09:49:04 +02:00
CMakeLists.txt Migrate build system to CMake 2026-06-03 08:58:10 +00:00