Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 03:52:06 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
95644b00cb7544bb284f8071c5a2da70f3899b7c
yosys/techlibs
T
History
Eddie Hung ab46d9017b Fix signedness bug
2019-09-20 10:11:36 -07:00
..
achronix
…
anlogic
make note that it is for latch mode
2019-09-18 17:48:16 +02:00
common
Fix signedness bug
2019-09-20 10:11:36 -07:00
coolrunner2
Fix spacing
2019-08-06 16:47:55 -07:00
easic
…
ecp5
Merge remote-tracking branch 'origin/master' into xc7dsp
2019-09-05 13:01:27 -07:00
efinix
better handling of lut and begin/end add
2019-09-18 17:45:07 +02:00
gowin
Fix formatting for msys2 mingw build using GetSize
2019-08-01 17:27:34 +02:00
greenpak4
…
ice40
Re-add DSP_A_MINWIDTH, remove unnec. opt_expr -fine from synth_ice40
2019-09-20 09:02:29 -07:00
intel
techlibs/intel: Clean up Makefile
2019-08-05 11:22:11 -07:00
sf2
…
xilinx
Re-add DSP_A_MINWIDTH, remove unnec. opt_expr -fine from synth_ice40
2019-09-20 09:02:29 -07:00
.gitignore
…
Powered by Gitea Version: 1.27.2 Page: 2607ms Template: 193ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API