Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-07 10:32:59 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
94a6923e7dd363c5b11116e9bd85aa012fed512a
yosys/techlibs
T
History
Andrew Zonenberg 94a6923e7d Updated tech lib for greenpak4 counter with some clarifications
2016-03-30 20:30:25 -07:00
..
common
Added more cell help messages
2016-03-29 15:14:43 +02:00
greenpak4
Updated tech lib for greenpak4 counter with some clarifications
2016-03-30 20:30:25 -07:00
ice40
Work around DDR dout sim glitches in ice40 SB_IO sim model
2016-02-07 11:19:48 +01:00
xilinx
Added black box modules for all the 7-series design elements (as listed in ug953)
2016-03-19 11:09:10 +01:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00
Powered by Gitea Version: 1.27.2 Page: 117ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API