mirror of https://github.com/YosysHQ/yosys.git
|
|
||
|---|---|---|
| .. | ||
| README | ||
| autowire.v | ||
| var_range.v | ||
README
This directory contains test cases that can't be tested using Icarus Verilog because they exceed the Verilog subset that is supported by Icarus Verilog.