mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-08 12:44:23 +02:00
8 lines
132 B
Verilog
8 lines
132 B
Verilog
module m(input [3:0] i, output [3:0] y);
|
|
assign y = i + 1;
|
|
endmodule
|
|
|
|
module top(output [3:0] y);
|
|
m inst(.i(4), .y(y));
|
|
endmodule
|