Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 04:41:06 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
9338ff66b9fb86f3485f060b04f4e4b8a1fc18f6
yosys/passes
T
History
whitequark 9338ff66b9 RTLIL: factor out RTLIL::Module::addMemory. NFC.
2020-06-04 00:02:12 +00:00
..
cmds
Merge pull request #2081 from YosysHQ/eddie/blackbox_ast
2020-05-30 08:59:20 -07:00
equiv
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
fsm
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
hierarchy
Fix small typos in documentation for hierarchy command
2020-05-28 11:39:44 +01:00
memory
Add flooring division operator
2020-05-28 22:59:04 +02:00
opt
Add flooring division operator
2020-05-28 22:59:04 +02:00
pmgen
xilinx: xilinx_dsp_cascade to check CREG for DSP48E1 only
2020-04-22 17:43:25 -07:00
proc
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
sat
smtbmc and qbfsat: Add timeout option to set solver timeouts for Z3, Yices, and CVC4.
2020-05-25 20:39:30 +00:00
techmap
RTLIL: factor out RTLIL::Module::addMemory. NFC.
2020-06-04 00:02:12 +00:00
tests
Add flooring division operator
2020-05-28 22:59:04 +02:00
Powered by Gitea Version: 1.27.2 Page: 1502ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API