Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 19:31:00 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
91892465e1af2bcb5ec348b86ba4e566b040cb12
yosys/techlibs/coolrunner2
T
History
R. Ou 7932672fc2 coolrunner2: Attempt to give wires/cells more meaningful names
2020-03-02 01:40:57 -08:00
..
cells_counter_map.v
coolrunner2: Use extract_counter to optimize counters
2020-02-17 03:09:40 -08:00
cells_latch.v
coolrunner2: Initial mapping of latches
2017-06-25 23:58:28 -07:00
cells_sim.v
coolrunner2: Add INVERT parameter to some BUFGs
2017-08-14 12:13:33 -07:00
coolrunner2_fixup.cc
coolrunner2: Attempt to give wires/cells more meaningful names
2020-03-02 01:40:57 -08:00
coolrunner2_sop.cc
coolrunner2: Attempt to give wires/cells more meaningful names
2020-03-02 01:40:57 -08:00
Makefile.inc
Merge pull request #1709 from rqou/coolrunner2_counter
2020-02-27 19:05:56 +01:00
synth_coolrunner2.cc
coolrunner2: Insert many more required feedthrough cells
2020-03-01 16:56:21 -08:00
tff_extract.v
coolrunner2: Add extraction for TFFs
2018-03-31 02:54:26 -07:00
xc2_dff.lib
coolrunner2: Initial mapping of DFFs
2017-06-25 23:58:28 -07:00
Powered by Gitea Version: 1.27.2 Page: 1998ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API