yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00

Files

T

Icenowy Zheng 90d00182cf anlogic: implement DRAM initialization

As the TD tool doesn't accept the DRAM cell to contain unknown values in
the initial value, the initialzation support of DRAM is previously
skipped.

Now add the support by add a new pass to determine unknown values in the
initial value.

Signed-off-by: Icenowy Zheng <[email protected]>

2018-12-20 07:56:15 +08:00

achronix

Consistent use of 'override' for virtual methods in derived classes.

2018-07-20 23:51:06 -07:00

anlogic

anlogic: implement DRAM initialization

2018-12-20 07:56:15 +08:00

common

gate2lut: new techlib, for converting Yosys gates to FPGA LUTs.

2018-12-05 17:13:27 +00:00

coolrunner2

Consistent use of 'override' for virtual methods in derived classes.