yosys/backends/edif at 908ce3fdcefd095a3cb9928feb9d7dcf314d96bb - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-08 02:52:53 +02:00

Files

T

History

Clifford Wolf 0ac72e759d Add generation of logic cells to EDIF back-end runtest.py

2017-03-19 14:57:40 +01:00

..

edif.cc

Fix EDIF: portRef member 0 is always the MSB bit

2017-03-19 14:53:28 +01:00

Makefile.inc

Added edif backend (still under construction)

2013-08-22 11:34:55 +02:00

runtest.py

Add generation of logic cells to EDIF back-end runtest.py

2017-03-19 14:57:40 +01:00