Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 12:21:16 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
8fb498744fbca326dba322d698dc75ee415f8edb
yosys/tests/arch
T
History
Miodrag Milanovic f4a1906721 support file locations containing spaces
2022-08-08 20:30:50 +02:00
..
anlogic
anlogic: support BRAM mapping
2021-12-17 20:28:22 +08:00
common
Allow initial blocks to be disabled during tests
2021-11-13 21:53:25 +01:00
ecp5
ecp5: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
efinix
efinix: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
gatemate
gatemate: Add test for LUT tree mapping
2022-06-27 10:09:48 +01:00
gowin
gowin: Fix LUT RAM inference, add more models.
2022-02-09 09:04:34 +01:00
ice40
support file locations containing spaces
2022-08-08 20:30:50 +02:00
intel_alm
intel_alm: M10K write-enable is negative-true
2022-03-09 20:18:06 +00:00
machxo2
iopadmap: Add native support for negative-polarity output enable.
2021-11-09 15:40:16 +01:00
nexus
nexus: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
quicklogic
quicklogic: ABC9 synthesis
2021-04-17 20:54:58 +02:00
xilinx
xilinx: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
run-test.sh
Add default assignments to SB_LUT4
2021-04-20 12:46:21 +02:00
Powered by Gitea Version: 1.27.2 Page: 3429ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API