Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 20:12:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
8fab6ec023dc0e343ff4dbe08d9bafee7f871306
yosys/backends
T
History
Miodrag Milanovic 4444d5cf68 Switched to utf-8 in smtio.py
2022-08-09 12:54:48 +02:00
..
aiger
Add -no-startoffset option to write_aiger
2022-03-25 08:44:45 +01:00
blif
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
btor
smt2, btor: Revert calling memory_map -rom-only
2022-06-29 18:28:34 +02:00
cxxrtl
Add support for GHDL modfloor operator
2022-07-05 15:15:54 -04:00
edif
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
firrtl
Use proper operator
2022-05-27 10:23:34 +02:00
intersynth
Intersynth URL
2021-06-09 12:42:52 +02:00
jny
backend: jny: updated the JnyWriter to emite a new "invocation" entry as well as a "$schema" entry to point to the location the schema will be at
2022-08-02 06:58:41 -04:00
json
Merge pull request #3210 from rqou/json-signed
2022-03-07 09:41:25 +01:00
protobuf
Fix protobuf backend build dependencies
2021-09-17 13:36:39 +10:00
rtlil
properly encode string in rtlil
2022-08-09 12:45:32 +02:00
simplec
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
smt2
Switched to utf-8 in smtio.py
2022-08-09 12:54:48 +02:00
smv
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00
spice
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
table
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
verilog
verilog backend: Emit a wire for ports as well.
2022-01-31 01:08:41 +01:00
Powered by Gitea Version: 1.27.2 Page: 1476ms Template: 142ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API