Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 01:53:53 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
8e7ec2d66091d3b657e2c58d4c4d113c7fb32067
yosys/techlibs/microchip
T
History
chunlin min 8e7ec2d660 add assertions for synth_microchip tests
2024-07-04 15:45:44 -04:00
..
arith_map.v
add assertions for synth_microchip tests
2024-07-04 15:45:44 -04:00
brams_defs.vh
changes made to filenames + references
2024-07-04 08:53:41 -07:00
cells_map.v
changes made to filenames + references
2024-07-04 08:53:41 -07:00
cells_sim.v
use output reg instead of additional reg declaration
2024-07-04 14:13:26 -04:00
LSRAM_map.v
changes made to filenames + references
2024-07-04 08:53:41 -07:00
LSRAM.txt
changes made to filenames + references
2024-07-04 08:53:41 -07:00
Makefile.inc
fixed typos, build with makefile succeeds
2024-07-04 09:33:58 -07:00
microchip_dffopt.cc
changes made to filenames + references
2024-07-04 08:53:41 -07:00
polarfire_dsp_map.v
changes made to filenames + references
2024-07-04 08:53:41 -07:00
synth_microchip.cc
missed a few pf instances
2024-07-04 10:25:15 -07:00
uSRAM_map.v
changes made to filenames + references
2024-07-04 08:53:41 -07:00
uSRAM.txt
changes made to filenames + references
2024-07-04 08:53:41 -07:00
Powered by Gitea Version: 1.27.2 Page: 77ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API